IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of)
Srikanteswara Dakshina-Murthy et al.) Group Art Unit: Unassigned
Application No.: Unassigned) Examiner: Unassigned
Filed: August 4, 2003)
Title: ETCH STOP LAYER FOR	··)
ETCHING FINFET GATE OVER)
A LARGE TOPOGRAPHY)

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97(b)

U.S. Patent and Trademark Office 2011 South Clark Place Customer Window Crystal Plaza Two, Lobby, Room 1B03 Arlington, Virginia 22202

Sir:

Pursuant to 37 C.F.R. §§ 1.56 and 1.97(b), Applicant(s) bring to the attention of the Examiner the documents listed on the attached PTO 1449. This Information Disclosure Statement is being filed before the mailing date of a first Office Action in the above-referenced application. As such, no certification or fee is required. Copies of the listed documents are attached.

Applicant(s) respectfully request(s) that the Examiner consider the listed documents and indicate that they were considered by making appropriate notations on the attached form.

If any copending application(s) is/are cited on the attached PTO 1449, the Examiner's attention is directed to the foregoing application(s) in compliance with § 2001.06(b) of the Manual of Patent Examining Procedure. By identifying the copending application(s), the assignee and/or applicant of the application(s) do not waive confidentiality of the application(s). Accordingly, the U.S. Patent and Trademark Office is requested to maintain the confidentiality of the copending application(s) under 35 U.S.C. § 122.

This submission does not represent that a search has been made and does not constitute an admission that each or all of the listed documents are material or constitute "prior art." If the Examiner applies any of the documents as prior art against any claim in the application and Applicant(s) determine(s) that the cited document(s) do not constitute "prior art" under United States law, Applicant(s) reserve(s) the right to present to the Office the relevant facts and law regarding the appropriate status of such documents.

Applicant(s) further reserve(s) the right to take appropriate action to establish the patentability of the disclosed invention over the listed documents, should one or more of the documents be applied against the claims of the present application.

Information Disclosure Statement Under 37 C.F.R. § 1.97(b)
Application Serial No. Unassigned
Attorney's Docket No. H1172
Page 3

If there is any fee due in connection with the filing of this Statement, please charge the fee to our Deposit Account No. 50-1070.

Respectfully submitted,

HARRITY & SNYDER, L.L.P.

Tony M. Cole

No. 43,417

11240 Waples Mill Road Suite 300 Fairfax, Virginia 22030 (571) 432-0800

Customer Number: 26615

Date: August 4, 2003

INFORMATION DISCLOSURE CITATION

PTO-1449

EXAMINER

Customer Number: 26615

ATTORNEY'S DKT NO. APPLICATION NO. Unassigned

APPLICANT(S)
Srikanteswara Dakshina-Murthy et al.

FILING DATE GROUP

Unassigned

August 4, 2003

L	P10-1449						
	catao	Ú	S. PATENT DOCUMENTS				
EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE	
 							
			,				
		FORE	EIGN PATENT DOCUMENTS	T.	T .	T	<u> </u>
EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Yes	lation No
							
	OTHER DOCU	JMENTS (Inc	luding Author, Title, Date, Pert	inent Page	es, Etc.)		
	Digh Hisamoto	et al., "FinFl	ET-A Self-Aligned Double-Gate I on Devices, Vol. 47, No. 12, De	MOSFET	Scalable to 2		
	421-424.		20nm CMOS FinFET Technolog				s
	1		50 nm P-Channel FinFET," IEEE ay 2001, pages 880-886.	Transacti	ons on Elect	ron	
			50-nm FinFET: PMOS," 1999 IE	EEE, IEDM	, pages 67-1	70.	
			oscale CMOS Spacer FinFET for . 1, January 2002, pages 25-27		oit Era," IEEE	Electr	on

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

DATE CONSIDERED